99精品在线观看-99精品在线免费观看-99精品在线视频观看-99精品这里只有精品高清视频-99九九精品国产高清自在线

x

全新Tensilica DPU系列產(chǎn)品提供10 GigaMAC/s DSP性能

2009-11-03 14:53:30 本站原創(chuàng)
點(diǎn)擊關(guān)注->創(chuàng)芯網(wǎng)公眾號(hào),后臺(tái)告知EETOP論壇用戶名,獎(jiǎng)勵(lì)200信元

Xtensa LX3 Customizable Dataplane Cores Tailored for High Performance DSP

SANTA CLARA, CA--(Marketwire - November 02, 2009) - Tensilica,® Inc. today introduced the Xtensa® LX3 high-performance dataplane processor (DPU) core optimized for digital signal processing (DSP) and control in the system-on-chip (SOC) dataplane. The Xtensa LX3 DPU offers the industry's widest range of pre-verified DSP options ranging from a simple floating point accelerator to a 16-MAC (multiply accumulator) vector DSP powerhouse.

The base Xtensa LX3 DPU configuration can reach speeds of over 1 GHz in 45nm process technology (45GS) with an area of just 0.037 mm(2) and power of 0.015 mW/MHz. When built with the new ConnX Baseband Engine DSP (ConnX BBE), the Xtensa LX3 processor delivers over 10 Giga-MACs-per-second performance, running at 625 MHz with a footprint of 0.93mm(2) (post place-and-route 45GS) and consuming just 170 mW (including leakage).

The Xtensa LX3 DPU has been fine-tuned with optimized scripts for the latest generation of EDA tools, to deliver even better speed-power-area results than the predecessor Xtensa LX2 cores. When comparing functionally equivalent configurations of the Xtensa LX3 DPU versus the prior generation Xtensa LX2 DPU, the new Xtensa LX3 processor delivers up to 15 percent faster clock speed, up to 20 percent smaller die area and up to 15 percent less power using identical process technologies and libraries.

"The Xtensa LX3 processor, Tensilica's flagship product, provides significant speed and power improvements to enable efficient digital signal processing and control processing in SOC or mixed signal devices," stated Jack Guedj, Tensilica's president and CEO. "We've invested heavily in our DPU technology to make it smaller, easier to use, and up to 20 percent faster, providing designers with the performance levels and connectivity expected from custom RTL blocks along with the programmability and debug benefits of conventional processors. And since Xtensa LX3 cores are pre-verified modules, it significantly reduces design risks for dataplane design compared to traditional custom hardware RTL design approaches."

Broadest Choice of DSP Options

The Xtensa LX3 DPU offers a wide array of pre-verified DSP options. Of course, designers can create their own DSP functionality using Tensilica's highly automated extensibility, but these pre-verified options speed up SOC time to market. The options include:

--  ConnX D2 DSP -- a new 16-bit dual-MAC SIMD (single instruction multiple data) DSP for communications, announced August 24, 2009
--  ConnX Vectra LX DSP -- an updated 16-bit quad-MAC SIMD DSP for communications (with new option for single load/store unit)
--  HiFi 2 audio DSP -- the most widely licensed audio DSP on the market today, a 24-bit, dual-MAC audio processor
--  A 32-bit IEEE-754 compliant single-precision floating point unit
--  A new 64-bit IEEE-754 compliant double precision floating point accelerator.
   
Easy System Integration

The Xtensa LX3 DPU was designed with multi-function, multi-core SOC designs in mind. Designers can easily connect the Xtensa LX3 DPU to the other elements of their SOC design in a variety of both traditional processor-centric and RTL-centric styles.

Using a standard 32-bit, 64-bit or 128-bit system bus, Tensilica offers support for AMBA AHB-Lite and AXI bridges with asynchronous or synchronous clocks.

However, designers also can bypass the system bus altogether in order to achieve much higher input/output throughput and seamless integration with RTL via customizable Ports and Queues. These Ports and Queues let designers connect directly to RTL, allowing huge amounts of data to be transferred on each cycle without the need for separate load/store operations on the processor. For memory lookups, designers can connect lookup and scratchpad RAMs, as well as other long-latency hardware computation units, directly to the Xtensa DPU.

Performance Leadership Extended

Tensilica's Xtensa DPUs are the lowest power, highest performance licensable cores on the market based on previous industry standard benchmarks (see http://www.tensilica.com/products/xtensa-customizable/xtensa-lx2/benchmarks.htm) that are still not equaled by the competition.

Availability

The Xtensa LX3 customizable DPU is available now.

關(guān)鍵詞:

  • EETOP 官方微信

  • 創(chuàng)芯大講堂 在線教育

  • 半導(dǎo)體創(chuàng)芯網(wǎng) 快訊

全部評(píng)論

主站蜘蛛池模板: 亚洲不卡影院| 五月天婷婷一区二区三区久久| 午夜国产精品久久久久| 欧美黄色片 一级片| 香蕉久久国产| 超级乱淫片67194免费看| 久久精品嫩草影院免费看| 成人禁啪啪网站| 成人国产精品一区二区网站| 欧美日韩另类国产| 亚洲精品国产第一区二区多人| 久久99精品久久久久久首页| 老司机狠狠k免费毛片| 好看的亚洲视频| 韩国尤物主播性视频在线播放| 国内自拍第100页| 欧美高清一区二区三区欧美| 亚洲精品一区91| 91精品国产高清久久久久久io| 久久国产精品亚洲综合| 午夜老司机永久免费看片| 在线视频一二三区2021不卡| 欧美日本一区二区| 国产毛片a精品毛| 国产酒店自拍| 国语自产拍天天在线| 黄色毛片黄色毛片| 精品夜夜春夜夜爽久久| 国产a v高清一区二区三区| 久久久久国产一级毛片高清片 | 色婷婷久| 美女一级毛片毛片在线播放| 精品久久成人| 99久久精品免费看国产一区二区 | 清纯唯美综合网| 99久久精品免费| 国产精品dvd| 国产精彩视频在线观看| 国产最新网址| 九九99热久久精品在线6手机| 欧美日韩国产深夜福利视频|